## IN THE UNITED STATES PATENT AND TRADEMARK OFFICE

Applicant: Xiang et al.

Title: FULLY DEPLETED STRAINED SEMICONDUCTOR ON INSULATOR

TRANSISTOR AND METHOD OF MAKING THE SAME

Patent, No.: US 7,312,125

Issue Date: 12/25/2007

Examiner: Doty, Heather Anne

Art Unit: 2813

Conf. No.: 6093

## REQUEST FOR CERTIFICATE OF CORRECTION FOR PTO MISTAKE PURSUANT TO 37 C.F.R. § 1.322(a)

Commissioner for Patents

P.O. Box 1450

Alexandria, VA 22313-1450

Sir:

Enclosed is a Certificate of Correction, Form PTO/SB/44, for United States Patent Number US 7,312,125 issued December 25, 2007. The following Patent Office printing error appears in the issued patent:

## IN THE CLAIMS

The exact location of the errors in the claims of the issued patent is as follows:

Column 8:

line 55, before "semiconductor" insert -- first--.

Applicants submit that the above changes would not constitute new matter, and correction thereof would not require reexamination.

Atty. Dkt. No. 039153-0649 (H0982)

Pursuant to 37 C.F.R. §1.322, Applicants request that the enclosed Certificate of Correction be approved.

Although Applicants believe that no fee is required for this Request, the Commissioner is hereby authorized to charge any additional fees which may be required for this Request to Deposit Account No. 19-0741.

Respectfully submitted,

Date March 18, 2008

FOLEY & LARDNER LLP Customer Number: 34083 Telephone: (414) 297-5768

Facsimile: (414) 297-4900

By /Joseph N. Ziebert/

Joseph N. Ziebert Attorney for Applicant Registration No. 35,421

MODIFIED PTO/SB/44 (04-05)

Approved for use through 04/30/2007. OMB 0651-0033 U.S. Patent and Trademark Office; U.S. DEPARTMENT OF COMMERCE

Under the Paperwork Reduction Act of 1995, no persons are required to respond to a collection of information unless it displays a valid OMB control number. (Also Form PTO-1050)

## UNITED STATES PATENT AND TRADEMARK OFFICE CERTIFICATE OF CORRECTION

PATENT NO. US 7.312.125 B1 Page 1 of 1

APPLICATION NO 10/773.026 DATED 12/25/2007

INVENTOR(S) Qi Xiang; Paul R. Besser; Minh Van Ngo; Eric N. Paton; Haihong Wang

It is certified that an error appears or errors appear in the above-identified patent and that said Letters Patent is hereby corrected as shown below:

Column 8:

line 55, before "semiconductor" insert -- first--.

MAILING ADDRESS OF SENDER (Please do not use customer number below):

Foley & Lardner LLP 777 E Wisconsin Avenue

Milwaukee Wisconsin 53202-5306

This collection of information is required by 37 CFR 1.322, 1.323, and 1.324. The information is required to obtain or retain a benefit by the public which is to file (and by the USPTO to process) an application, Confidentiality is governed by 35 U.S.C. 122 and 37 CFR 1.14. This collection is estimated to take 1.0 hour to complete, including gathering, preparing, and submitting the completed application form to the USPTO. Time will vary depending upon the individual case. Any comments on the amount of time you require to complete this form and/or suggestions for reducing this burden, should be sent to the Chief Information Officer, U.S. Patent and Trademark Office, U.S. Department of Commerce, P.O. Box 1450, Alexandria, VA 22313-1450. DO NOT SEND FEES OR COMPLETED FORMS TO THIS ADDRESS. SEND TO: Attention Certificate of Corrections Branch. Commissioner for Patents, P.O. Box 1450, Alexandria, VA 22313-1450.

If you need assistance in completing the form, call 1-800-PTO-9199 and select option 2.